


PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau

## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>7</sup> : <b>H01L 29/78</b>		A1	(11) International Publication Number: <b>WO 00/68998</b>
			(43) International Publication Date: 16 November 2000 (16.11.00)
(21) International Application Number: <b>PCT/US00/12261</b>		(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).	
(22) International Filing Date: <b>5 May 2000 (05.05.00)</b>			
(30) Priority Data: <b>60/132,770</b> <b>6 May 1999 (06.05.99)</b> <b>US</b>			
(71) Applicant: <b>C.P. CLARE CORPORATION [US/US]; 78 Cherry Hill Drive, Beverly, MA 01915 (US).</b>			
(72) Inventors: <b>NEILSON, John, M., S.; 2620 Egypt Road, Norristown, PA 19403 (US). ZAFRANI, Maxime; 3 Orchard Road, Swampscott, MA 01907 (US). POLCE, Nestore; 16 Windsor Street, Chelmsford, MA 01824 (US). JONES, Scott; 9 Davis Lane, Georgetown, MA 01833 (US).</b>			
(74) Agents: <b>KUSMER, Toby, H. et al.; McDermott, Will &amp; Emery, 28 State Street, Boston, MA 02109 (US).</b>			
		<b>Published</b> <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>	

(54) Title: **HIGH VOLTAGE MOSFET STRUCTURES**

(57) Abstract

A power MOSFET device that achieves low power loss characteristics by minimizing source-to-drain channel on-resistance, including a semiconductor block having a first and a second surfaces, a source region, a drain region, a drift region (106) within the semiconductor block, and a body region between the first surface and the drift region (106). The device further includes at least one voltage divider (104) disposed within the semiconductor block. The voltage divider has a first end adjacent to the first surface and electrically coupled to the source region, and a second end extending through and electrically coupled to the drain region.

BEST AVAILABLE COPY

*FOR THE PURPOSES OF INFORMATION ONLY*

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakhstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

## HIGH VOLTAGE MOSFET STRUCTURES

### 5 BACKGROUND OF THE INVENTION

The present invention relates to low power loss MOSFET structures, and more particularly, to low power loss MOSFET structures that achieve low power loss characteristics by minimizing source-to-drain channel on resistance.

FIG. 1 shows a cross section of the structure 10 generally used in prior art high  
10 voltage MOSFETs. Current flow through the structure is controlled primarily by the upper portion of the MOSFET structure, including the body 12, source 14, and channel regions 16, and the overlying gate element 18. The power dissipated by a high voltage MOSFET is directly related to the resistance of the path through which the device passes current. Therefore, an important design objective for such a device is  
15 minimizing the on-resistance through the structure for a given breakdown voltage. In a high voltage device, the characteristics of the lightly doped region below the body region (hereinafter referred to as the "drift region" 20) determine the breakdown voltage, and are primarily responsible for determining the device on-resistance.

The on-resistance of a device such as that shown in FIG. 1 includes three basic  
20 components. They include the resistance of the channel region, the resistance of the neck region, and the resistance of the drift region. A designer can minimize the channel and neck resistances by optimizing the structure geometry, and by shrinking pattern sizes and junction depths to the minimum values that the manufacturing process permits. In low voltage devices, the resistance of the drift region is usually  
25 small compared to the channel resistance. As the breakdown voltage increases, however, the contribution of the drift region becomes a larger part of the total. Drift-region resistance increases as  $V_b^{2.4}$  to  $V_b^{2.6}$  (where  $V_b$  is the breakdown voltage), because in order to support the higher breakdown voltage, the drift region must be made both thicker and of higher resistivity material. Breakdown voltage and drift  
30 region resistance are inseparably related in this type of structure because they are both controlled by the concentration of dopant atoms, and the thickness, of this region.

The drift region is uniformly doped in the horizontal direction of FIG. 1 across the entire area of the device, and is referred to herein as a uniformly-doped drift region. In the vertical direction, the dopant concentration is generally uniform, although increasing the dopant concentration toward the bottom of the drift region has  
5 been shown to reduce the drift region resistance. When the voltage applied across the device shown in FIG. 1 is such that the device is in the blocking state (i.e., no carriers flow in the channel region), an electric field (hereinafter referred to as "E-field") exists throughout the device. The breakdown voltage is dependent upon the characteristics of this E-field, and the E-field is dependent upon the dopant  
10 concentration and thickness of the drift region; thus, the breakdown voltage is dependant upon the dopant concentration and thickness of the drift region. When the device is in the blocking state, the channel is turned off so there are no carriers entering the drift region from the channel region. Under the influence of the applied voltage, the dopant atoms of the drift region lose their mobile charges and leave  
15 behind a depletion region, also referred to as a spacecharge region, consisting of (in the N channel device used as an example in FIG. 1) the fixed negative charges of the P-type dopant atoms of the body region, and the fixed positive charges of the N-type dopant atoms of the drift region. An E-field exists in the spacecharge region which varies in magnitude and reaches its peak at the junction, i.e., at the plane between the  
20 positive and negative charges. The E-field at the junction is independent of the distance between the charges, and depends only on the total charge per unit area in each region. In silicon, avalanche breakdown is known to occur when the E-field reaches a value of approximately 20 volts per micron. A charge concentration in the spacecharge region of  $1.3 \times 10^{12}$  electronic charges per square centimeter corresponds  
25 to an E-field of approximately 20 volts per micron, regardless of the thickness of the drift region through which these charges are distributed. But the voltage on the device corresponding to an E-field strength of 20 volts per micron is highly dependent upon the thickness of this drift region, because the voltage is equal to the integration of the E-field over the entire thickness of the spacecharge region. To achieve a higher  $V_b$ ,  
30 this same quantity of dopant atoms must therefore be distributed over a thicker layer.

Drift region resistance is controlled by dopant concentration and drift region thickness because the concentration determines how many mobile charges are available to carry the current, and the thickness determines how far the mobile charges must carry the current. As noted above, the total number of dopant atoms per unit area in the drift region is approximately constant, regardless of the breakdown voltage. For a higher voltage, this same number of dopant atoms, and of mobile charges, is spread over a greater thickness. The specific resistance (resistance multiplied by area) of the drift region is equal to the resistivity multiplied by thickness of the layer. As the same number of dopant atoms is spread through a thicker layer, there is an increase in both resistivity and thickness, so the resistance increases as approximately  $T^2$ , while breakdown voltage increases as approximately  $T$ , where  $T$  represents the thickness of the drift region. As described hereinbefore, the drift-region resistance increases as  $V_b^{2.4}$  to  $V_b^{2.6}$ . This relationship between drift-region resistance and breakdown voltage is due to the fact that carrier mobility increases as dopant concentration decreases, causing avalanche breakdown to occur at lower E-field magnitudes in higher voltage devices.

FIG. 2 shows a plot of the lower limit of specific resistance for this structure with a fully-optimized dopant profile in the drift region. Even if the channel resistance and the neck resistance are reduced to zero, the on-resistance of a silicon device made with the structure of FIG. 1 can not be made lower than this value.

FIG. 3 shows a vertical channel version of a prior art high voltage MOSFET 24, also known as a Trench-MOS or U-MOS. This structure reduces both the channel resistance and the neck resistance, producing significant reductions of on-resistance in low-voltage devices, but it is of little or no benefit to high voltage devices because it still has the same drift resistance as the structure shown in FIG. 1, and so is governed by the same relationship between specific resistance and breakdown voltage.

FIG. 4 shows a prior art structure that can overcome the limits described for the structure shown in FIG. 2. This is a conductivity-modulated field effect transistor 26, more commonly known as an insulated gate bipolar transistor (hereinafter referred to as "IGBT"). The drift region 20 of this structure is subject to the same dopant concentration limits as the MOSFET structure 10 of FIG. 1, but it achieves a higher.

concentration of carriers during conduction by injecting both positive and negative mobile charges during conduction. The mobile negative charges come in through the channel, just as they do in an ordinary MOSFET, but the mobile positive charges come in from the P emitter region 28 at the bottom of the structure. During

5 conduction, the concentration of these mobile positive charges can be more than an order of magnitude greater than the concentration of the fixed positive charges, so the conductivity can be correspondingly higher, and the specific resistance correspondingly lower. When the channel is turned off the mobile negative charges stop coming in, and without these, the barrier rebuilds on the P emitter junction,

10 causing the mobile positive charges to also stop coming in. When all these excess charges have been depleted, the device is left with the voltage supported on the same fixed positive charge distribution as in the MOSFET. Although this device has a very significantly lower specific resistance than the MOSFET, it has a major disadvantage in high frequency applications because of the time required to remove all the excess

15 charges each time the device makes the transition from the conducting state to the blocking state.

FIG. 5 shows another prior art structure 30 which can overcome the limits of the structure 10 of FIG. 1. The structure of FIG. 5 is an example of an Alternating Conductivity Vertical Layer (hereinafter referred to as "ACVL") drift region. This

20 structure is described in U.S. Patent No. 5,438,215, entitled "POWER MOSFET" and invented by J. Tihanyi, and also in "*A New Generation of High Voltage MOSFETS Breaks the Limit Line of Silicon*", by G. Deboy, M. Marz, J Stengl, H. Strack, J. Tihani, and H. Weber, presented December 9, 1998 at the International Electron Devices Meeting in San Francisco. A U-MOS version of this structure is described in

25 "*Simulated Superior Performances of Semiconductor Superjunction Devices*," by Tatsuhiko Fujihira and Yashushi Miyasaka, presented at the 1998 International Symposium on Power Semiconductor Devices in Kyoto, Japan. This structure, like that of the structure shown in FIG. 4, increases the drift region conductivity by increasing the concentration of mobile negative charges. In both cases, these

30 additional negative charges must be balanced by additional positive charges. In the

FIG. 4 structure, they are balanced by mobile positive charges, while in the FIG. 5 structure they are balanced by fixed positive charges.

The structure shown in FIG. 5 decreases the drift region resistance by placing additional N-type dopant atoms in the drift region 20 (fixed positive charges) and counterbalancing them with P-type dopant atoms (fixed negative charges) in such a way that the fixed charges neutralize each other when the device is blocking, and the N-type mobile charges participate in the current flow when the device is conducting. This neutralization is accomplished by locating the N and P type dopant atoms in alternating vertical layers 32, so that the high-voltage junction is folded up and down vertically many times across the area of the device. When the device transitions to the blocking state, the spacecharge region spreads horizontally outward from these vertical junctions. The dopant concentration in each vertical layer is kept low enough so that the layer is fully depleted before the resulting horizontal E-field is high enough to cause a horizontal avalanche breakdown. After the drift region is fully depleted by this horizontal movement, the vertical E-field continues to build up by ionizing the dopant atoms above and below the vertical layers 32. Breakdown then occurs only after the vertical E-field reaches the field strength needed for avalanche (hereinafter referred to as "critical field strength"). During conduction, the fixed charges in both the N and P vertical layers 32 are neutralized by mobile charge carriers, but only the carriers in the N type layers participate in current flow. The vertical resistance of each N layer is approximately the same, no matter what its horizontal thickness, so the lower limit for on-resistance is determined only by how thin these vertical alternating layers can be made, because this determines how many vertically-conducting layers can be placed within the horizontal area of the device.

FIG. 5 also shows the horizontal and vertical E-fields in the uniformly-doped device and the ACVL device. In the uniformly-doped device, the horizontal E-field is everywhere zero, while in the ACVL device the horizontal E-field reaches its peak values at the vertical junctions, with these peaks ideally being just below the critical field strength. In each case, the peak vertical E-field is the critical field strength, above which avalanche breakdown occurs. In the ACVL structure, the E-field remains close to this value over the entire drift region, while in the uniformly-doped

structure it decreases linearly with increasing distance from the junction. Since the integration of the E-field over the entire region (i.e., the area beneath the E field curve) represents the total voltage that the structure supports, the ACVL structure can support a higher voltage on the same drift region thickness, or equivalently, it can support the same voltage on a thinner drift region.

Although the structure shown in FIG. 5 can theoretically produce a very low specific resistance, practical shortcomings exist that limit the usefulness of the structure. The structure is inherently difficult to build, i.e., to distribute the necessary dopant atoms into these vertical layers. Another even more significant fabrication problem is that the number of dopant atoms per unit area in the vertical P layers must precisely match the number in the N layers, so that both layers deplete simultaneously. If one layer becomes fully depleted before its neighboring opposite-conductivity layer, the mobile charges in the undepleted vertical layer will allow current to flow vertically, causing an increased field at its top or bottom end, and a reduction in breakdown voltage.

Other similar structures that exhibit low specific resistance are described in U.S. patents No.5,539,238, No.5,569,949, No.5,640,034, No.5,696,010, and No.5,723,891.

It is an object of the present invention to substantially overcome the above-identified disadvantages and drawbacks of the prior art.

#### SUMMARY OF THE INVENTION

The foregoing and other objects are achieved by the invention which in one aspect comprises a MOSFET device, including a semiconductor block having at least a first surface and a second surface, and a drift region disposed within the semiconductor block. The drift region is characterized by a first conduction type and a predetermined dopant concentration. The MOSFET device further includes at least one body region, having a second conduction type, disposed within the semiconductor block between and adjacent to the first surface and the drift region. The MOSFET device also includes at least one source region disposed within the semiconductor block, embedded in the at least one body region so as to be adjacent to the body



region and the first surface. The MOSFET device further includes at least one drain region disposed in the semiconductor block between the second surface and the drift region, and at least one voltage divider disposed within the semiconductor block. The voltage divider has a first end adjacent to the first surface and a second end extending  
5 through the drift region into the drain region. The first end is electrically coupled to the source region and the base region, and the second end is electrically coupled to the drain region. A blocking voltage applied across the MOSFET device depletes charge carriers within the semiconductor block, so as to substantially prevent electrical current from flowing through the MOSFET between the source region and drain  
10 region.

In another embodiment of the invention, the voltage divider distributes a voltage applied across the MOSFET device uniformly over the drift region from the first surface to the drain region.

In another embodiment of the invention, the voltage divider distributes a  
15 voltage applied across the MOSFET device non-uniformly over the drift region from the first surface to the drain region.

In another embodiment of the invention, the voltage divider concentrates the voltage at the second end, proximate to the drain region.

In another embodiment of the invention, the voltage divider is selected from  
20 the group consisting of capacitive voltage dividers, resistive voltage dividers, stacked semiconductor junction voltage dividers, and combinations thereof.

In another embodiment of the invention, the voltage divider includes a resistive voltage divider characterized by one or more linear resistors.

In another embodiment of the invention, the voltage divider includes a  
25 resistive voltage divider characterized by one or more non-linear resistors.

In another embodiment of the invention, the voltage divider includes a resistive voltage divider characterized by a combination of one or more linear resistors and one or more non-linear resistors.

In another embodiment of the invention, the device further includes an edge  
30 region adjacent to the voltage divider, extending from the first surface to the drain

region. The edge region is characterized by the first conduction type and a higher dopant concentration than the remainder of the drift region.

In another embodiment of the invention, the dopant concentration of the drift region is higher along the voltage divider, relative to other portions of the drift region.

5 In another embodiment of the invention, a total quantity of a dopant in the drift region, when integrated horizontally from an edge adjacent to the voltage divider to a center of the region, is about  $1.3 \times 10^{12}/\text{cm}^2$ .

In another embodiment of the invention, the first conduction type is N-type, and the predetermined dopant concentration is such that the depletion region is  
10 substantially fully depleted at an E-field strength less than a critical field strength.

In another embodiment of the invention, the depletion region further includes a center region that is centered midway between consecutive voltage dividers, and an edge region that is substantially adjacent to the voltage dividers. The center region is characterized by a lower dopant concentration relative to the edge region.

15 In another embodiment of the invention, the center region and the edge region include an N-type dopant.

In another embodiment of the invention, the center region includes a P-type dopant and the edge region includes an N-type dopant.

In another embodiment of the invention, a total quantity of a dopant in the  
20 edge region, when integrated horizontally from an edge adjacent to the voltage divider to an edge adjacent to the center region, is about  $2.0 \times 10^{12}/\text{cm}^2$ , and a total quantity of a dopant in the center region, when integrated horizontally from an edge adjacent to the edge region to a center of the center region, is about  $1.0 \times 10^{12}/\text{cm}^2$ .

In another embodiment of the invention, the source region and the base region  
25 are constructed and arranged so as to form a horizontal channel region substantially parallel to the first surface.

In another embodiment of the invention, the source region and the base region are constructed and arranged so as to form a vertical channel region substantially normal to the first surface, and adjacent to the voltage divider.

30

## BRIEF DESCRIPTION OF DRAWINGS

The foregoing and other objects of this invention, the various features thereof, as well as the invention itself, may be more fully understood from the following description, when read together with the accompanying drawings in which:

5       FIG. 1 shows a cross section of the structure generally used in prior art high voltage MOSFETs;

FIG. 2 shows a plot of the lower limit of specific resistance for the structure shown in FIG. 1 with a fully-optimized dopant profile in the drift region;

10       FIG. 3 shows a vertical channel version of the prior art high voltage MOSFET of FIG. 1;

FIG. 4 shows a prior art structure that can overcome the limits described for the structure shown in FIG. 2;

FIG. 5 shows another prior art structure which can overcome the limits of the structure of FIG. 2;

15       FIG. 6 shows a sectional view of one preferred embodiment of a high voltage MOSFET structure according to the present invention;

FIG. 7 shows a sectional view of an alternate embodiment of the MOSFET shown in FIG. 6;

20       FIG. 8 shows a sectional view of yet another embodiment of the MOSFET shown in FIG. 6; and,

FIG. 9 shows a sectional view of an vertical channel embodiment of the MOSFET shown in FIG. 6.

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

25       FIG 6 shows a sectional view of one preferred embodiment of a high voltage MOSFET structure 100 according to the present invention. This structure 100 decreases drift resistance in the same way as the structure shown in FIG. 5, i.e., by constructing a plurality of thin, vertical N-type layers 102 with a dopant concentration low enough to be completely depleted at an E-field strength that is less than the  
30       critical field strength. But instead of using vertical P-type layers to deplete these N-type layers 102 (also referred to herein as 'columns') when the device transitions to the

blocking state, this MOSFET structure 100 uses a plurality of vertical voltage dividers 104 ('vertical' being defined as substantially perpendicular to the surface of the semiconductor body along which the source and gate are disposed). The voltage dividers 104 may be capacitive or resistive, or a combination of both. If resistive, the

5 voltage dividers 104 may include linear or non-linear resistors. The voltage dividers 104 may also include stacks of P-N junctions. The primary function of the voltage dividers 104 is to distribute the applied voltage appropriately over the thickness of the drift region 106, i.e., they force the depletion layer to form downward more rapidly than it would in a uniform drift region, so as to provide an approximately constant E-

10 field over the thickness of the depletion layer. To accomplish this function, one embodiment of the invention distributes the applied voltage linearly across the dividers 104. Another embodiment of the invention may utilize the dividers 104 to concentrate the voltage near the bottom of the drift region, so as to compensate for the tendency of the such devices to concentrate the voltage near the top of the drift

15 region. Because of the voltage distribution that the voltage dividers 104 force, this embodiment has an "E-field verses distance" profile similar to that of the ACVL device. However, the structure 100 shown in FIG. 6 does not require a critical balancing of P and N-type dopants against each other. This represents a significant advantage over the prior art. The vertical voltage profile in the divider 104 is fixed by

20 the voltage dividing elements in it, and is independent of the dopant concentration in the adjacent silicon. In the FIG. 5 structure, negative charges (needed to compensate the positive charges of the ionized N-type dopant atoms) are provided by the ionized P-type dopant atoms, so there must be a one-to-one match of P and N dopant atoms. In the structure shown in FIG. 6, the required negative charges appear in the form of

25 image charges within the voltage divider 104. As the N-type dopant atoms become ionized, image charges form in the voltage divider 104 in whatever quantity is required to force the vertical voltage profile in the adjacent silicon to the same voltage profile as in the divider 104, and the voltage profile in the divider 104 is fixed by the voltage-dividing elements, independent of the quantity of image charges. This

30 redistribution of the vertical E-field allows the  $N^-$  regions to be more heavily doped for a given breakdown voltage than is possible with a uniform drift region.

An horizontal E-field also exists within the structure of FIG. 6, the magnitude of which will depend on the quantity of N-type dopant atoms. The horizontal E-field strength establishes the upper limit on the N-type conductivity, because the horizontal E-field magnitude must be kept below the critical field magnitude in order to avoid avalanche generation of carriers. The limit on the horizontal E-field magnitude thus limits the total quantity of dopant in the N<sup>-</sup> columns 102, integrated horizontally from edge 108 to center 110, to about  $1.3 \times 10^{12}/\text{cm}^2$ , because this is the quantity which, when ionized, will produce a horizontal E-field of 20 volts per micron. There will also be a voltage difference horizontally from the edge 108 to the center 110 of the N<sup>-</sup> columns 102, with the result that the depletion region is not widened as much at the centers as at the edges 108. To minimize this center-to-edge voltage difference without reducing the dopant quantity, one embodiment of the invention concentrates the N-type dopant atoms at the edges, as close as possible to the voltage dividers 104, as shown in FIG. 7. The highly concentrated dopant regions are labeled N<sub>+</sub>, and the less concentrated regions are labeled N<sub>-</sub>. If the total quantity of dopant in each half-column (i.e., from edge to center) is  $1.3 \times 10^{12}/\text{cm}^2$ , then the horizontal E-field at the edge will always be 20 volts per micron, and the field at the center 110 will always be zero when the column 102 is ionized. However, the horizontal voltage difference between center 110 and edge 108 will depend on how wide the column 104 is, and how the field is distributed across it. Comparing the plots of horizontal field demonstrates that if the dopant concentration is horizontally uniform across the N<sup>-</sup> column 104, the field verses distance plot has a triangular shape, as shown in FIG. 6, and the voltage difference is equal to the area under this triangle. But if this dopant is primarily concentrated at the edges 108, as is shown in FIG. 7, the high-field portion extends only a small distance into the column 104, and the voltage difference is correspondingly reduced.

In an alternate embodiment of the invention 120, shown in FIG. 8, the N<sup>-</sup> center of the column is replaced with a P<sup>+</sup> region 122. This allows a further increase in the quantity of N-type dopant in the overall column (from edge to edge), because for every P-type atom placed in the center region 122, an additional N-type

atom can be placed in the edge region 124, without increasing the E-field. When the overall column is depleted, the ionized N-type atoms toward the center are electrically balanced by the ionized P-type atoms, and the ionized N-type atoms toward the edges are balanced by the image charges in the voltage dividers 104. In a fully optimized structure, each column horizontally contains  $1 \times 10^{12}$  P-type atoms/cm<sup>2</sup> in each half of the P-type portion 122, and  $2 \times 10^{12}$  N-type atoms/cm<sup>2</sup> in each of the N-type portions 124. This distribution results in a peak horizontal E-field of about 15 volts per micron outward where the vertical N-type layer 124 meets the voltage divider 104, and 15 volts per micron inward where the N-type layer 124 meets the P-type layer 122. Optimum performance occurs when the P and N dopant concentrations are matched in this way, but the presence of the voltage dividers 104 makes the structure of FIG. 8 much more tolerant of dopant variations than the prior art structure shown in FIG. 5.

In general, the structures of the present invention as described herein includes a drift region consisting of thin vertical N-type layers to carry the current over the surface of a lightly doped vertical P region. A significant difference between this structure and similar prior art structures is the inclusion of the voltage divider regions 104, which allow the N-type layers to be more heavily doped. The voltage divider regions 104 further allow the overall structure to be more tolerant of dopant variations.

The three distinct drift region architectures of FIGs. 6, 7, and 8 have been shown with the same horizontal-channel gate architecture as the structure shown in FIG. 1, but each of these drift-region architectures could also be used on a vertical-channel gate structure, of the type shown in FIG. 3. For example, a vertical-channel version of the structure shown in FIG. 6 is shown in FIG. 9. The vertical-channel version has the advantage of potentially having more vertically-conducting layers per unit area, and hence a lower on-resistance. In this structure, the same trench which is used to contain the voltage divider 104 is used to contain the polysilicon gate electrode, and the channel region is along the walls of the upper portion of the trench. In one embodiment, the upper end of the voltage divider 104 is attached to the gate electrode, as shown in FIG. 9. In alternate embodiments, the upper end of the voltage divider 104 may be isolated from the gate and attached to the source electrode.

Any of these structures can be used with a wide variety of top-surface geometries such as stripes, circles, rectangles, squares, hexagons, or other polygonal or irregular shaped patterns. The invention may be embodied in other specific forms without departing from the spirit or essential characteristics thereof. The present  
5 embodiments are therefore to be considered in respects as illustrative and not restrictive, the scope of the invention being indicated by the appended claims rather than by the foregoing description, and all changes which come within the meaning and range of the equivalency of the claims are therefore intended to be embraced therein.

10

What is claimed is:


- 1 1. A MOSFET device, comprising:
  - 2 a semiconductor block having at least a first surface and a second surface;
  - 3 a drift region disposed within said semiconductor block, having a first
  - 4 conduction type and a predetermined dopant concentration;
  - 5 at least one body region, having a second conduction type, disposed within
  - 6 said semiconductor block between and adjacent to said first surface and said drift
  - 7 region;
  - 8 at least one source region disposed within said semiconductor block,
  - 9 embedded in said at least one base region so as to be adjacent to said base region and
  - 10 said first surface;
  - 11 at least one drain region disposed in said semiconductor block between said
  - 12 second surface and said drift region; and,
  - 13 at least one voltage divider disposed within said semiconductor block, having
  - 14 a first end adjacent to said first surface and a second end extending through said drift
  - 15 region into said drain region, said first end being electrically coupled to said source
  - 16 region and said base region, and said second end being electrically coupled to said
  - 17 drain region;
  - 18 wherein a blocking voltage applied across said MOSFET device depletes
  - 19 charge carriers within said semiconductor block, so as to substantially prevent
  - 20 electrical current from flowing through said MOSFET between said source region and
  - 21 said drain region.
- 1 2. A MOSFET device according to claim 1, wherein said voltage divider
  - 2 distributes a voltage applied across said MOSFET device uniformly over said drift
  - 3 region from said first surface to said drain region.




- 1 3. A MOSFET device according to claim 1, wherein said voltage divider  
2 distributes a voltage applied across said MOSFET device non-uniformly over said  
3 drift region from said first surface to said drain region.
- 1 4. A MOSFET device according to claim 3, wherein said voltage divider  
2 concentrates said voltage at said second end, proximate to said drain region.
- 1 5. A MOSFET device according to claim 1, wherein said voltage divider is  
2 selected from the group consisting of capacitive voltage dividers, resistive voltage  
3 dividers, stacked semiconductor junction voltage dividers, and combinations thereof.
- 1 6. A MOSFET device according to claim 1, wherein said voltage divider includes  
2 a resistive voltage divider characterized by one or more linear resistors.
- 1 7. A MOSFET device according to claim 1, wherein said voltage divider includes  
2 a resistive voltage divider characterized by one or more non-linear resistors.
- 1 8. A MOSFET device according to claim 1, wherein said voltage divider includes  
2 a resistive voltage divider characterized by a combination of one or more linear  
3 resistors and one or more non-linear resistors.
- 1 9. A MOSFET device according to claim 1, further including an edge region  
2 adjacent to said voltage divider, extending from said first surface to said drain region,  
3 having said first conduction type and a higher dopant concentration than said drift  
4 region.
- 1 10. A MOSFET device according to claim 1, wherein said dopant concentration of  
2 said drift region is higher along said voltage divider, relative to other portions of said  
3 drift region.

- 1 11. A MOSFET device according to claim 1, wherein a total quantity of a dopant  
2 in said drift region, when integrated horizontally from an edge adjacent to said voltage  
3 divider to a center of said region, is about  $1.3 \times 10^{12}/\text{cm}^2$ .
- 1 12. A MOSFET device according to claim 1, wherein said first conduction type is  
2 N-type, and said predetermined dopant concentration is such that said depletion region  
3 is substantially fully depleted at an E-field strength less than a critical field strength.
- 1 13. A MOSFET device according to claim 1, wherein said depletion region further  
2 includes a center region centered midway between consecutive voltage dividers, and  
3 an edge region substantially adjacent to said voltage dividers, said center region  
4 having a lower dopant concentration relative to said edge region.
- 1 14. A MOSFET device according to claim 13, wherein said center region and said  
2 edge region include an N-type dopant.
- 1 15. A MOSFET device according to claim 13, wherein said center region includes  
2 a P-type dopant and said edge region includes an N-type dopant.
- 1 16. A MOSFET device according to claim 13, wherein total quantity of a dopant  
2 in said edge region, when integrated horizontally from an edge adjacent to said  
3 voltage divider to an edge adjacent to said center region, is about  $2.0 \times 10^{12}/\text{cm}^2$ , and a  
4 total quantity of a dopant in said center region, when integrated horizontally from an  
5 edge adjacent to said edge region to a center of said center region, is about  $1.0 \times$   
6  $10^{12}/\text{cm}^2$ .
- 1 17. A MOSFET device according to claim 1, wherein said source region and said  
2 base region are constructed and arranged so as to form a horizontal channel region  
3 substantially parallel to said first surface.


- 1 18. A MOSFET device according to claim 1, wherein said source region and said
- 2 base region are constructed and arranged so as to form a vertical channel region
- 3 substantially normal to said first surface and adjacent to said voltage divider.




2/9



**FIG. 2**  
(PRIOR ART)





**FIG. 4**  
(PRIOR ART)

**FIG. 5**  
(PRIOR ART)







FIG. 6






FIG. 7




FIG. 8




FIG. 9

# INTERNATIONAL SEARCH REPORT

International application No.  
PC 1, US00/12261

<b>A. CLASSIFICATION OF SUBJECT MATTER</b> IPC(7) : H01L 29/78 US CL : 257/342, 341, 331, 492, 493 According to International Patent Classification (IPC) or to both national classification and IPC				
<b>B. FIELDS SEARCHED</b> Minimum documentation searched (classification system followed by classification symbols) U.S. : 257/342, 341, 331, 492, 493 Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) EAST and IEEE search terms: power MOSFET, field distribution, voltage divider, resurf				
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>				
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.		
X --- Y	US 5,233,215 A (Baliga) 03 August 1993 (03.08.93), col. 5, lines 10-24	1-5, 18 ----- 6-17		
X --- Y	US 5,438,215 A (Tihanyi) 01 August 1995 (01.08.95), col. 1, lines 26-51	1-5, 18 ----- 6-17		
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.				
<table border="0"> <tr> <td>           * Special categories of cited documents:            "A" document defining the general state of the art which is not considered to be of particular relevance            "E" earlier document published on or after the international filing date            "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)            "O" document referring to an oral disclosure, use, exhibition or other means            "P" document published prior to the international filing date but later than the priority date claimed         </td> <td>           "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention            "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone            "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art            "&amp;" document member of the same patent family         </td> </tr> </table>			* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family			
Date of the actual completion of the international search 03 OCTOBER 2000		Date of mailing of the international search report 10 OCT 2000		
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3230		Authorized officer MINH TRAN Telephone No. (703) 308-0956		

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**